Their AES implementation uses old-school 2-share boolean masking [1], which has been shown to be insecure since 2005 [2][3]. A modern implementation would use domain-oriented masking [4], like OpenTitan does. Pretty bad look for Crossbar.
That sucks, but also probably the best vindication for their strategy; any other mcu and you just wouldn't know.
jononor 25 days ago [-]
Very nice development towards more open hardware. And super powerful at that. The verification technique is alos super interesting. Have ordered a small set to play with, and to support the project.
There are also several RISC-V microcontrollers on run 1 of Wafer Space, hopefully some of those will also be available online soon.
https://github.com/wafer-space/ws-run1
leoedin 25 days ago [-]
I'm always happy to read something Bunnie's done. He's a one man electronics machine - pretty much all his past projects are really interesting.
I love how he managed to sneak his processor design onto someone else's chip.
Rendered at 07:41:01 GMT+0000 (Coordinated Universal Time) with Vercel.
[1] https://github.com/baochip/baochip-1x/blob/main/rtl/modules/... [2] https://link.springer.com/chapter/10.1007/978-3-540-30574-3_... [3] https://static.aminer.org/pdf/PDF/000/086/973/successfully_a... [4] https://eprint.iacr.org/2016/486
There are also several RISC-V microcontrollers on run 1 of Wafer Space, hopefully some of those will also be available online soon. https://github.com/wafer-space/ws-run1
I love how he managed to sneak his processor design onto someone else's chip.